aspireai.
PUBLIC EDITION

RTL-Interact trains one model to write RTL, build its own EDA checks, and fix the code from the tool's feedback

AspireAI community · arXiv
Hardware design has been one of the more stubborn corners for code models, because a plausible-looking implementation only counts once an electronic design automation tool agrees it works. RTL-Interact post-trains a single RTL-specialized model to do three jobs at once: generate RTL, construct the right EDA checks for the task, and revise the implementation using tool feedback. Its reinforcement learning stage, Pattern-Aware Policy Optimization, adds correctness-gated rewards on top of Group Relative Policy Optimization and groups tasks so coverage does not drift. On CVDP the 32B model reached 48.7% weighted Pass@1 and 68.9% Pass@5, above its own teacher DeepSeek-V3.2, while the 8B model reached 44.9% weighted Pass@1. The same policy cut average tool calls by 63.8% while improving Pass@1, though the work is under review at ICLR 2027 and the evaluation is on RTL benchmarks specifically.
Read the story and explore more from the AspireAI community.
Discover more stories
Stay curious.
THE BIG PICTURE
A FRESH PERSPECTIVE
Research
One distance function matched sparse-autoencoder features across layers and compressed feature circuits into supernodes
Two sparse-autoencoder analyses have resisted scaling: matching semantically similar features across layers, and compressing large feature circuits into interpretable supernodes. This paper argues both are the same underlying problem, estimating semantic distances between SAE features that sit on different activation manifolds. Its representation treats each feature not as a single decoder vector but as an activation-weighted distribution over the hidden states expressing it, projects those distributions into a shared reference space, and compares them with Wasserstein distance. The representation is proved invariant to activation rescaling and stable under perturbation, and recovers true matches under finite-sample margin conditions. Empirically it outperformed decoder-vector and LLM-based baselines and captured subtle functional distinctions between related features, and it compressed large feature circuits into interpretable supernodes automatically. The limitation is that this is interpretability tooling: the paper demonstrates better feature matching and circuit compression, not that downstream interpretability claims become more accurate.
Swipe into something new
01 / 1729
The conversation continues
Explore Builds — projects by Kiran Adimatyam ↗
A fresh perspective changes everything.
ASPIREAI — STAY CURIOUS.